All pastes #980563 Raw Edit

Sun Blade 1000 OBP bootup diagno

public text v1 · immutable
·published 2008-04-11 02:50 UTC
rendered paste body
@(#)OBP 4.16.4 2004/12/18 05:18
Power-On Reset
Executing Power On SelfTest
0:0>.
0:0>@(#) Sun Fire[TM] V280, Sun Blade[TM] 1000 POST 4.16.3 2004/11/05 20:02 
       /dat/fw/common-source/firmware_re/post/post-build-4.16.3/Camelot/excal/integrated  (firmware_re)  
0:0>Copyright . 2004 Sun Microsystems, Inc. All rights reserved
  SUN PROPRIETARY/CONFIDENTIAL.
  Use is subject to license terms.
0:0>Jump from OBP->POST.
0:0>diag-switch? configuration variable set TRUE.
0:0>Diag level set to MAX.
0:0>MFG scrpt mode set to NONE 
0:0>I/O port set to serial TTYA.
0:0>Done with First Init, reset system.
0:0>Current CPU frequency is 400 MHz.
0:0>    Resetting to 750
0:0>Clock Synth Reset.
0:0>
0:0>Start selftest...
0:0>CPUs present in system: 0:0 1:0
0:0>Test CPU(s).....
0:0>Init CPU
0:0>    UltraSparc_III_base Version 5.4
0:0>DMMU Registers Access
0:0>DMMU TLB DATA RAM Access
0:0>DMMU TLB TAGS Access
0:0>IMMU Registers Access
0:0>IMMU TLB DATA RAM Access
0:0>IMMU TLB TAGS Access
0:0>Probe Ecache
0:0>    Size = 00000000.00800000...
0:0>Ecache Data Bitwalk
0:0>Ecache Address Bitwalk
0:0>Scrub and Setup Ecache
0:0>Setup and Enable DMMU
0:0>Setup DMMU Miss Handler
0:0>Test and Init Temp Mailbox
1:0>Init CPU
1:0>    UltraSparc_III_base Version 5.4
1:0>DMMU Registers Access
1:0>DMMU TLB DATA RAM Access
1:0>DMMU TLB TAGS Access
1:0>IMMU Registers Access
1:0>IMMU TLB DATA RAM Access
1:0>IMMU TLB TAGS Access
1:0>Probe Ecache
1:0>    Size = 00000000.00800000...
1:0>Ecache Data Bitwalk
1:0>Ecache Address Bitwalk
1:0>Scrub and Setup Ecache
1:0>Setup and Enable DMMU
1:0>Setup DMMU Miss Handler
1:0>Test and Init Temp Mailbox
0:0>Init Scan/I2C.....
0:0>Initializing Scan Database
0:0>BBC:                1483203b 
0:0>SCSI:               15060045 
0:0>ICHIP:      0d1e203b 
0:0>RIO:                13e5d03b 
0:0>IO-Bridge:  1824c06d 
0:0>CPMS0:      1142903b 
0:0>CPMS1:      1142903b 
0:0>CPMS2:      1142903b 
0:0>CPMS3:      1142903b 
0:0>CPMS4:      1142903b 
0:0>CPMS5:      1142903b 
0:0>Init I2C
0:0>Unquiesce Safari
0:0>Blast Fans
0:0>Set Trip Temp CPU 0 to 110C
0:0>Set Trip Temp CPU 1 to 110C
0:0>FRI APR  11 2:41:41 GMT 8
0:0>Safari quick check
0:0>     to IO-bridge_0 
0:0>Safari full  check
0:0>     to IO-bridge_0 
0:0>Basic Memory Test.....
0:0>Probe and Setup Memory
0:0>
0:0>WARNING: TEST = Probe and Setup Memory
0:0>H/W under test = CPU0, All CPU0 Memory
0:0>MSG = Data or Instruction Access Error,
        Trap Type      00000000.00000063
        Trap PC        ffffffff.f011d194
        Trap Level     00000000.00000001
        AFSR           00000002.00000178
        AFAR           00000000.00000030
0:0>END_WARNING

0:0>    CE bit: Correctable system data ECC error
0:0>
        Failed cache line data:
0:0>            Address 00000000.00000000=00000000.00000000.
0:0>            Address 00000000.00000008=00000000.00000000.
0:0>            Address 00000000.00000010=00000000.00000000.
0:0>            Address 00000000.00000018=00000000.00000000.
0:0>            Address 00000000.00000020=00000000.00000000.
0:0>            Address 00000000.00000028=00000000.00000000.
0:0>            Address 00000000.00000030=00000000.00000000.
0:0>            Address 00000000.00000038=00000000.00000000.
0:0>    AFSR check after re-reading data:
0:0>    No Errors in afsr reg
0:0>
0:0>ERROR: TEST = Probe and Setup Memory
0:0>H/W under test = CPU0 Bank 0 Dimm 2, J0304 side 1
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG = DIMM failure Bank 0 DIMM 2 Pin 12
0:0>END_ERROR

0:0>WARNING:    DIMM Failure detected in Bank 0
0:0>    DIMM 0 J0100 side 1 =    0MB.
0:0>    DIMM 1 J0202 side 1 =   64MB.
0:0>    DIMM 2 J0304 side 1 =   64MB.
0:0>    DIMM 3 J0406 side 1 =   64MB.
0:0>INFO:          256MB Bank 1
0:0>INFO:          256MB Bank 2
0:0>INFO:          256MB Bank 3
0:0>
0:0>Data Bitwalk on Master
0:0>    Test Bank 1.
0:0>    Test Bank 2.
0:0>
0:0>WARNING: TEST = Data Bitwalk on Master
0:0>H/W under test = CPU, Memory, Motherboard/Centerplane 
0:0>MSG = Data or Instruction Access Error,
        Trap Type      00000000.00000063
        Trap PC        ffffffff.f0121774
        Trap Level     00000000.00000001
        AFSR           00000002.00000178
        AFAR           00000002.001b0030
0:0>END_WARNING

0:0>    CE bit: Correctable system data ECC error
0:0>
        Failed cache line data:
0:0>            Address 00000002.001b0000=00000000.00000001.
0:0>            Address 00000002.001b0008=00000000.00000000.
0:0>            Address 00000002.001b0010=00000000.00000000.
0:0>            Address 00000002.001b0018=00000000.00000000.
0:0>            Address 00000002.001b0020=00000000.00000000.
0:0>            Address 00000002.001b0028=00000000.00000000.
0:0>            Address 00000002.001b0030=00000000.00000000.
0:0>            Address 00000002.001b0038=00000000.00000000.
0:0>    AFSR check after re-reading data:
0:0>    No Errors in afsr reg
0:0>
0:0>ERROR: TEST = Data Bitwalk on Master
0:0>H/W under test = CPU0 Bank 2 Dimm 2, J0304 side 2
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG = DIMM failure Bank 2 DIMM 2 Pin 12
0:0>END_ERROR

0:0>    Test Bank 3.
0:0>
0:0>ERROR: TEST = Check Mem Banks
0:0>H/W under test = CPU, Motherboard/Centerplane, I/O board, (system init) 
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG = Offline Bank 2.
0:0>END_ERROR

0:0>Address Bitwalk on Master
0:0>
0:0>INFO: Addr walk mem test on CPU 0:0 Bank 1: 00000001.00000000 to 00000001.10000000.
0:0>
0:0>INFO: Addr walk mem test on CPU 0:0 Bank 3: 00000003.00000000 to 00000003.10000000.
0:0>Set Mailbox
0:0>Setup Final DMMU Entries
0:0>Post Image Region Scrub
0:0>Run POST from Memory
0:0>Verifying checksum on copied image.
0:0>The Memory's CHECKSUM value is c3b1.
0:0>The Memory's Content Size value is 9b29c.
0:0>Success...  Checksum on Memory Validated.
1:0>Safari quick check
1:0>     to IO-bridge_0 
1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG = 


        ERROR:0 AFSR Error 00000002.00000068, AFAR 00000400.04417010.


1:0>END_ERROR

1:0>    CE bit: Correctable system data ECC error
1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG = ERROR:        IO-Bridge Fault Check 170.
1:0>END_ERROR

1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG =        IO-Bridge Error - UE AFSR    Reg,
        address  00000400.04410040
        observed 800002ff.01800068
1:0>END_ERROR

1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG =        IO-Bridge Error - UE AFAR    Reg,
        address  00000400.04410048
        observed 00000e00.04417000
1:0>END_ERROR

1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG = Safari quick check error CPU_1 to IO-bridge_0
1:0>END_ERROR

1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG = 
         *** Test Failed!! ***

1:0>END_ERROR

1:0>
1:0>ERROR: TEST = Safari quick check
1:0>H/W under test = Motherboard/Centerplane Safari, CPU Slot B
1:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
1:0>MSG = ERROR:        Fatal CPU error on slave 1:0, offlining this cpu.
1:0>END_ERROR

0:0>
0:0>ERROR: TEST = Run POST from Memory
0:0>H/W under test = CPU0, All CPU0 Memory
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG = ERROR:        Unknown type request 00000000.000000f9 in global_gnt.
0:0>END_ERROR

0:0>INFO:       Reset Module with CPUs 1 3, both have been offlined.
0:0>Full CPU Test.....
0:0>8k DMMU TLB 0 Data
0:0>8k DMMU TLB 0 Tags
0:0>8k IMMU TLB Data
0:0>8k IMMU TLB Tags
0:0>Instruction Cache Tag RAM
0:0>Instruction Cache RAM
0:0>I-Cache Valid/Predict TAGS Test
0:0>I-Cache Branch Predict Array Test
0:0>Instruction Cache Snoop Tag Field
0:0>Flush D/W caches
0:0>Data Cache RAM
0:0>Data Cache Tags
0:0>Data Micro Tags
0:0>D-Cache SnoopTags Test
0:0>WCache RAM
0:0>WCache Tags
0:0>W-Cache Valid bit Test
0:0>W-Cache Bank valid bit Test
0:0>W-Cache SnoopTAGS Test
0:0>P-Cache SnoopTags Test
0:0>P-Cache Status Data Test
0:0>Branch Prediction Initialization
0:0>Memory Block.....
0:0>Print Mem Config
0:0>Caches : Icache is ON, Dcache is ON, Wcache is ON, Pcache is OFF.
0:0>Memory in non-interleave config:
0:0>    Bank 1    256MB : 00000001.00000000 -> 00000001.10000000.
0:0>    Bank 3    256MB : 00000003.00000000 -> 00000003.10000000.
0:0>Scrub Memory
0:0>Quick Block Mem Test
0:0>Quick Test 16777216 bytes at 00000001.00600000
0:0>40% Done...
0:0>Flush Caches
0:0>Get code in ecache.
0:0>IO-Bridge Tests.....
0:0>IO-Bridge unit 0 init      test   
0:0>
0:0>ERROR: TEST = IO-Bridge unit 0 init      test   
0:0>H/W under test = Motherboard/Centerplane IO-Bridge 0, CPU, I/O Board
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG =        IO-Bridge Error - 64bit       Cntl Reg Register,
          address  00000400.04410000
          expected 02555555.00800000
          observed 0255f7dd.00800000
          wrote    02555555.00800000
0:0>END_ERROR

0:0>    FAILED   
0:0>    FAILED   
0:0>
0:0>ERROR: TEST = IO-Bridge unit 0 init      test   
0:0>H/W under test = Motherboard/Centerplane IO-Bridge 0, CPU, I/O Board
0:0>Repair Instructions: Replace items in order listed by 'H/W under test' above.
0:0>MSG = 
         *** Test Failed!! ***

0:0>END_ERROR

0:0>FPU Registers and Data Path
0:0>FPU Move Registers
0:0>FSR Read/Write
0:0>FPU Branch Instructions
0:0>FPU Functional Test
0:0>FPU BLOCK REG TEST
0:0>Full Memory Test.....
0:0>Calculating memory test time
0:0>
0:0>INFO: The expected TIMEOUT for the block memory tests can exceed 0 minutes.
0:0>
0:0>INFO: The expected TIMEOUT for the MOVI memory tests can exceed 28 minutes.
0:0>Block Memory
0:0>Test 262144000 bytes on bank 1....
0:0>2% Done...
0:0>8% Done...
0:0>13% Done...
0:0>19% Done...
0:0>25% Done...
0:0>31% Done...
0:0>36% Done...
0:0>42% Done...
0:0>48% Done...
0:0>53% Done...
0:0>59% Done...
0:0>65% Done...
0:0>70% Done...
0:0>76% Done...
0:0>82% Done...
0:0>87% Done...
0:0>93% Done...
0:0>99% Done...
0:0>Test 268435456 bytes on bank 3....
0:0>2% Done...
0:0>8% Done...
0:0>13% Done...
0:0>19% Done...
0:0>25% Done...
0:0>30% Done...
0:0>36% Done...
0:0>41% Done...
0:0>47% Done...
0:0>52% Done...
0:0>58% Done...
0:0>63% Done...
0:0>69% Done...
0:0>75% Done...
0:0>80% Done...
0:0>86% Done...
0:0>91% Done...
0:0>97% Done...
0:0>
0:0>Enable Errors.....
0:0>Turn error traps on
0:0>ERROR:
0:0>    POST toplevel status has the following failures:
0:0>            CPU1
0:0>            IO-Bridge0
0:0>            Mother Board
0:0>            Safari B
0:0>            CPU0 Memory Bank 0
0:0>            CPU0 Memory Bank 2
0:0>    POST failed the following motherboard devices:
0:0>            IO-Bridge0
0:0>            Safari B
0:0>    POST failed the following devices on CPU 0:
0:0>            Mem Bank0 DIMM2
0:0>            Mem Bank2 DIMM2
0:0>END_ERROR

0:0>POST:       Return to OBP.
0:0>Return to OBP, FAIL

@(#)OBP 4.16.4 2004/12/18 05:18
POST Results: Cpu 0
  %o0  ffff.ffff.ffff.ffff 
  %o1  ffff.ffff.ffff.ffff 
  %o2  ffff.ffff.ffff.ffff 
POST Results: Cpu 1
  %o0  938e.4682.4060.2140 
  %o1  1455.8114.b191.1221 
  %o2  a697.8bf6.bffc.fbf3 
Membase: 0000.0000.0000.0000 
MemSize: 0000.0000.0010.0000 
Clearing TLBs Done
Init CPU arrays Done
Init E$ tags Done
Setup TLB (small-footprint mode) Done
MMUs ON
Find dropin, Copying Done, Size 0000.0000.0000.6290 
Jump to RAM Done
Find dropin, Copying Done, Size 0000.0000.0001.24a0 
Diagnostic console initialized.Start Reason: Initialize Machine
Configuring the machine:

@(#)OBP 4.16.4 2004/12/18 05:18
Loading Configuration
Membase: 0000.0000.0000.0000 
MemSize: 0000.0000.4000.0000 
Clearing TLBs Done
Init CPU arrays Done
Init E$ tags Done
Setup TLB Done
MMUs ON
Block Scrubbing Done
Find dropin, Copying Done, Size 0000.0000.0000.6290 
Jump to RAM Done
Find dropin, (copied), Decompressing Done, Size 0000.0000.0006.1d90 
Diagnostic console initialized.System Reset: CPU Reset (SPOR) (PLL) 
Probing system devices
/: gptwo at 0,0 SUNW,UltraSPARC-III (750 MHz @ 5:1, 8 MB) memory-controller 
Invalid FCode start byte at fff12000 
/: gptwo at 1,0 
/: gptwo at 8,0 pci pci upa ppm 
Loading Support Packages: kbd-translator obp-tftp SUNW,i2c-ram-device SUNW,fru-device 
Loading onboard drivers: ebus 
/pci@8,700000/ebus@5: flashprom i2c bbc ppm i2c beep audio rtc gpio pmc floppy parallel serial 
/pci@8,700000/ebus@5/i2c@1,2e: nvram idprom dimm-fru dimm-fru dimm-fru dimm-fru dimm-fru dimm-fru dimm-fru dimm-fru 
/pci@8,700000/ebus@5/i2c@1,30: cpu-fru temperature cpu-fru temperature fan-control card-reader motherboard-fru i2c-bridge 
Memory Configuration: 
Segment @ Base:        0  Size:  1024 MB ( 4-Way)
Probing /upa@8,480000 Device 0,0 Nothing there
Probing /upa@8,480000 Device 1,0 Nothing there
/pci@8,600000: Device 4 SUNW,qlc fp disk 
/pci@8,600000: Device 1 Nothing there
/pci@8,700000: Device 5 network firewire usb 
/pci@8,700000: Device 6 scsi disk tape scsi disk tape 
/pci@8,700000: Device 1 Nothing there
/pci@8,700000: Device 2 SUNW,Expert3D 
/pci@8,700000: Device 3 SUNW,Expert3D 
/pci@8,700000: Device 4 Nothing there

System Reset: CPU Reset (SPOR) (PLL) 
Probing system