Part of Slepp's Projects — Pastebin — TURL — Imagebin — Filebin
Feedback -- English French German Japanese
Create Upload Newest Tools Donate

Paste Actions

Download Raw
Embed
Post to Twitter
Remove Paste

Paste Details

Raw format, 10 years 7 months old.

Advertising

Something
Saturday, June 9th, 2007 at 6:50:04am UTC 

  1. (II) I810(0): [drm] loaded kernel module for "i915" driver
  2. (II) I810(0): [drm] DRM interface version 1.2
  3. (II) I810(0): [drm] created "i915" driver at busid "pci:0000:00:02.0"
  4. (II) I810(0): [drm] added 8192 byte SAREA at 0xf8ca4000
  5. (II) I810(0): [drm] mapped SAREA 0xf8ca4000 to 0xb7963000
  6. (II) I810(0): [drm] framebuffer handle = 0xe8020000
  7. (II) I810(0): [drm] added 1 reserved context for kernel
  8. (II) I810(0): Allocated 4096 kB for the back buffer at 0x7800000.
  9. (II) I810(0): Allocated 4096 kB for the depth buffer at 0x7400000.
  10. (II) I810(0): Allocated 32 kB for the logical context at 0x73f8000.
  11. (II) I810(0): Allocated 51456 kB for textures at 0x5a0000
  12. (II) I810(0): Updated framebuffer allocation size from 5632 to 5640 kByte
  13. (II) I810(0): Updated pixmap cache from 384 scanlines to 386 scanlines
  14. (II) I810(0): 0x81fa524: Memory at offset 0x00020000, size 5640 kBytes
  15. (II) I810(0): 0x81feab8: Memory at offset 0x07fff000, size 4 kBytes
  16. (II) I810(0): 0x81feb08: Memory at offset 0x07ffb000, size 16 kBytes
  17. (II) I810(0): 0x81fed74: Memory at offset 0x00000000, size 128 kBytes
  18. (II) I810(0): 0x81fa564: Memory at offset 0x07fea000, size 64 kBytes
  19. (II) I810(0): 0x81feb30: Memory at offset 0x07ffa000, size 4 kBytes
  20. (II) I810(0): 0x81fa5b4: Memory at offset 0x07800000, size 4096 kBytes
  21. (II) I810(0): 0x81fa5d4: Memory at offset 0x07400000, size 4096 kBytes
  22. (II) I810(0): 0x81fa614: Memory at offset 0x073f8000, size 32 kBytes
  23. (II) I810(0): 0x81fa5f4: Memory at offset 0x005a0000, size 51456 kBytes
  24. (II) I810(0): Activating tiled memory for the back buffer.
  25. (II) I810(0): Activating tiled memory for the depth buffer.
  26. (II) I810(0): [drm] Registers = 0xfeb80000
  27. (II) I810(0): [drm] Back Buffer = 0xef800000
  28. (II) I810(0): [drm] Depth Buffer = 0xef400000
  29. (II) I810(0): [drm] ring buffer = 0xe8000000
  30. (II) I810(0): [drm] textures = 0xe85a0000
  31. (II) I810(0): [drm] dma control initialized, using IRQ 177
  32. (II) I810(0): [drm] Initialized kernel agp heap manager, 52690944
  33. (II) I810(0): [dri] visual configs initialized
  34. (II) I810(0): vgaHWGetIOBase: hwp->IOBase is 0x03d0, hwp->PIOOffset is 0x0000
  35. (WW) I810(0): Extended BIOS function 0x5f05 failed.
  36. (II) I810(0): xf86BindGARTMemory: bind key 7 at 0x000df000 (pgoffset 223)
  37. (II) I810(0): xf86BindGARTMemory: bind key 0 at 0x07fff000 (pgoffset 32767)
  38. (II) I810(0): xf86BindGARTMemory: bind key 1 at 0x07ffb000 (pgoffset 32763)
  39. (II) I810(0): xf86BindGARTMemory: bind key 3 at 0x07fea000 (pgoffset 32746)
  40. (II) I810(0): xf86BindGARTMemory: bind key 2 at 0x07ffa000 (pgoffset 32762)
  41. (II) I810(0): xf86BindGARTMemory: bind key 4 at 0x07800000 (pgoffset 30720)
  42. (II) I810(0): xf86BindGARTMemory: bind key 5 at 0x07400000 (pgoffset 29696)
  43. (II) I810(0): xf86BindGARTMemory: bind key 6 at 0x073f8000 (pgoffset 29688)
  44. (II) I810(0): Setting refresh with VBE 3 method.
  45. (II) I810(0): Display plane A is enabled and connected to Pipe A.
  46. (II) I810(0): Enabling plane A.
  47. (II) I810(0): Display plane A is now enabled and connected to Pipe A.
  48. (II) I810(0): PIPEACONF is 0x80000000
  49. (II) I810(0): Mode bandwidth is 78 Mpixel/s
  50. (II) I810(0): maxBandwidth is 1528 Mbyte/s, pipe bandwidths are 210 Mbyte/s, 0 Mbyte/s
  51. (II) I810(0): Using XFree86 Acceleration Architecture (XAA)
  52.         Screen to screen bit blits
  53.         Solid filled rectangles
  54.         8x8 mono pattern filled rectangles
  55.         Indirect CPU to Screen color expansion
  56.         Solid Horizontal and Vertical Lines
  57.         Offscreen Pixmaps
  58.         Setting up tile and stipple cache:
  59.                 32 128x128 slots
  60.                 16 256x256 slots
  61. (==) I810(0): Backing store disabled
  62. (==) I810(0): Silken mouse enabled
  63. (II) I810(0): Initializing HW Cursor

advertising

Update the Post

Either update this post and resubmit it with changes, or make a new post.

You may also comment on this post.

update paste below
details of the post (optional)

Note: Only the paste content is required, though the following information can be useful to others.

Save name / title?

(space separated, optional)



Please note that information posted here will not expire by default. If you do not want it to expire, please set the expiry time above. If it is set to expire, web search engines will not be allowed to index it prior to it expiring. Items that are not marked to expire will be indexable by search engines. Be careful with your passwords. All illegal activities will be reported and any information will be handed over to the authorities, so be good.

comments powered by Disqus
worth-right
worth-right