Started : "Synthesize".
=========================================================================
* HDL Compilation *
=========================================================================
Compiling vhdl file "C:/Xilinx/teszt2/teszt2.vhd" in Library work.
Entity <teszt2> compiled.
Entity <teszt2> (Architecture <behavioral>) compiled.
=========================================================================
* HDL Analysis *
=========================================================================
Analyzing Entity <teszt2> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx/teszt2/teszt2.vhd" line 40: The following signals are missing in the process sensitivity list:
lcd_counter.
Entity <teszt2> analyzed. Unit <teszt2> generated.
=========================================================================
* HDL Synthesis *
=========================================================================
Synthesizing Unit <teszt2>.
Related source file is "C:/Xilinx/teszt2/teszt2.vhd".
Found finite state machine <FSM_0> for signal <lcd_state>.
-----------------------------------------------------------------------
| States | 6 |
| Transitions | 15 |
| Inputs | 5 |
| Outputs | 6 |
| Clock | clock (rising_edge) |
| Power Up State | start |
| Encoding | automatic |
| Implementation | LUT |
-----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <SF_D>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <$n0027>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
Found 20-bit comparator less for signal <$n0012> created at line 57.
Found 20-bit adder for signal <$n0025> created at line 43.
Found 20-bit comparator greatequal for signal <$n0033> created at line 90.
Found 1-bit register for signal <allapot>.
Found 25-bit up counter for signal <CTR>.
Found 20-bit register for signal <lcd_counter>.
Summary:
inferred 1 Finite State Machine(s).
inferred 1 Counter(s).
inferred 21 D-type flip-flop(s).
inferred 1 Adder/Subtractor(s).
inferred 2 Comparator(s).
Unit <teszt2> synthesized.
=========================================================================
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors : 1
20-bit adder : 1
# Counters : 1
25-bit up counter : 1
# Registers : 2
1-bit register : 1
20-bit register : 1
# Latches : 2
4-bit latch : 2
# Comparators : 2
20-bit comparator greatequal : 1
20-bit comparator less : 1
=========================================================================
=========================================================================
* Advanced HDL Synthesis *
=========================================================================
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd_state> on signal <lcd_state[1:3]> with sequential encoding.
-------------------------
State | Encoding
-------------------------
start | 000
first | 001
second | 010
third | 011
fourth | 100
operational | 101
-------------------------
=========================================================================
Advanced HDL Synthesis Report
Macro Statistics
# FSMs : 1
# Adders/Subtractors : 1
20-bit adder : 1
# Counters : 1
25-bit up counter : 1
# Registers : 24
Flip-Flops : 24
# Latches : 2
4-bit latch : 2
# Comparators : 2
20-bit comparator greatequal : 1
20-bit comparator less : 1
=========================================================================
=========================================================================
* Low Level Synthesis *
=========================================================================
WARNING:Xst:1988 - Unit <teszt2>: instances <Mcompar__n0012>, <Mcompar__n0033> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
INFO:Xst:2261 - The FF/Latch <_n0027_3> in Unit <teszt2> is equivalent to the following FF/Latch, which will be removed : <_n0027_2>
INFO:Xst:2261 - The FF/Latch <_n0027_1> in Unit <teszt2> is equivalent to the following FF/Latch, which will be removed : <_n0027_0>
WARNING:Xst:1710 - FF/Latch <_n0027_3> (without init value) has a constant value of 0 in block <teszt2>.
WARNING:Xst:1710 - FF/Latch <SF_D_3> (without init value) has a constant value of 0 in block <teszt2>.
WARNING:Xst:1710 - FF/Latch <SF_D_2> (without init value) has a constant value of 0 in block <teszt2>.
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx.
Optimizing unit <teszt2> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block teszt2, actual ratio is 1.
=========================================================================
* Final Report *
=========================================================================
Device utilization summary:
---------------------------
Selected Device : 3s500efg320-5
Number of Slices: 64 out of 4656 1%
Number of Slice Flip Flops: 50 out of 9312 0%
Number of 4 input LUTs: 119 out of 9312 1%
Number of bonded IOBs: 8 out of 232 3%
IOB Flip Flops: 2
Number of GCLKs: 1 out of 24 4%
=========================================================================
TIMING REPORT
Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal | Clock buffer(FF name) | Load |
----------------------------------------------------+------------------------+-------+
clock | BUFGP | 49 |
Mcompar__n0012_nor_cyo3(Mcompar__n0012_norcy_rn_2:O)| NONE(*)(_n0027_1) | 1 |
_n0038(_n00381:O) | NONE(*)(SF_D_1) | 2 |
----------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
Timing Summary:
---------------
Speed Grade: -5
Minimum period: 9.154ns (Maximum Frequency: 109.241MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 8.174ns
Maximum combinational path delay: 6.059ns
=========================================================================
Process "Synthesize" completed successfully