Started : "Synthesize".
=========================================================================
* HDL Compilation *
=========================================================================
Compiling vhdl file "C:/Xilinx/teszt2/teszt2.vhd" in Library work.
Entity <teszt2> compiled.
Entity <teszt2> (Architecture <behavioral>) compiled.
=========================================================================
* HDL Analysis *
=========================================================================
Analyzing Entity <teszt2> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx/teszt2/teszt2.vhd" line 40: The following signals are missing in the process sensitivity list:
lcd_counter.
INFO:Xst:1304 - Contents of register <SF_D> in unit <teszt2> never changes during circuit operation. The register is replaced by logic.
Entity <teszt2> analyzed. Unit <teszt2> generated.
=========================================================================
* HDL Synthesis *
=========================================================================
Synthesizing Unit <teszt2>.
Related source file is "C:/Xilinx/teszt2/teszt2.vhd".
INFO:Xst:1799 - State third is never reached in FSM <lcd_state>.
INFO:Xst:1799 - State fourth is never reached in FSM <lcd_state>.
INFO:Xst:1799 - State operational is never reached in FSM <lcd_state>.
Found finite state machine <FSM_0> for signal <lcd_state>.
-----------------------------------------------------------------------
| States | 3 |
| Transitions | 7 |
| Inputs | 4 |
| Outputs | 2 |
| Clock | clock (rising_edge) |
| Power Up State | start |
| Encoding | automatic |
| Implementation | LUT |
-----------------------------------------------------------------------
Found 20-bit comparator less for signal <$n0011> created at line 55.
Found 20-bit adder for signal <$n0018> created at line 45.
Found 1-bit register for signal <allapot>.
Found 25-bit up counter for signal <CTR>.
Found 20-bit register for signal <lcd_counter>.
Summary:
inferred 1 Finite State Machine(s).
inferred 1 Counter(s).
inferred 21 D-type flip-flop(s).
inferred 1 Adder/Subtractor(s).
inferred 1 Comparator(s).
Unit <teszt2> synthesized.
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
=========================================================================
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors : 1
20-bit adder : 1
# Counters : 1
25-bit up counter : 1
# Registers : 2
1-bit register : 1
20-bit register : 1
# Comparators : 1
20-bit comparator less : 1
=========================================================================
=========================================================================
* Advanced HDL Synthesis *
=========================================================================
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd_state> on signal <lcd_state[1:2]> with sequential encoding.
-------------------------
State | Encoding
-------------------------
start | 00
first | 01
second | 10
third | unreached
fourth | unreached
operational | unreached
-------------------------
=========================================================================
Advanced HDL Synthesis Report
Macro Statistics
# FSMs : 1
# Adders/Subtractors : 1
20-bit adder : 1
# Counters : 1
25-bit up counter : 1
# Registers : 23
Flip-Flops : 23
# Comparators : 1
20-bit comparator less : 1
=========================================================================
=========================================================================
* Low Level Synthesis *
=========================================================================
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx.
Optimizing unit <teszt2> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block teszt2, actual ratio is 1.
=========================================================================
* Final Report *
=========================================================================
Device utilization summary:
---------------------------
Selected Device : 3s500efg320-5
Number of Slices: 59 out of 4656 1%
Number of Slice Flip Flops: 48 out of 9312 0%
Number of 4 input LUTs: 106 out of 9312 1%
Number of bonded IOBs: 8 out of 232 3%
Number of GCLKs: 1 out of 24 4%
=========================================================================
TIMING REPORT
Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal | Clock buffer(FF name) | Load |
-----------------------------------+------------------------+-------+
clock | BUFGP | 48 |
-----------------------------------+------------------------+-------+
Timing Summary:
---------------
Speed Grade: -5
Minimum period: 8.441ns (Maximum Frequency: 118.472MHz)
Minimum input arrival time before clock: No path found
Maximum output required time after clock: 9.999ns
Maximum combinational path delay: 6.059ns
=========================================================================
Process "Synthesize" completed successfully