All pastes #256838 Raw Edit

Untitled

public text v1 · immutable
#256838 ·published 2006-11-24 18:31 UTC
rendered paste body
E6600 @3500Mhz - 7x500FSB boot from bios 


AI Tuning: Manual
CPU Frequency: 500
DRAM Frequency: DDR2-1000Mhz
PCI Express Frequency: 100
PCI Clock Synchronization Mode: 33.33Mhz
Spread Spectrum: Disabled
Memory Voltage: 2.25v
CPU Vcore Voltage: 1.4v (1.352v)
FSB Termination Voltage: 1.3v (tried AUTO fine for memtest but used 1.3v for booting for now)
NB Vcore: 1.45 (tried AUTO fine for memtest but used 1.45v for booting for now)
SB Vcore (SATA/PCIE): AUTO
ICH Chipset Voltage: AUTO

Memory Remap Feature: Disabled 
Configure DRAM Timing by SPD: Disabled
DDRAM CAS# Latency: 4
DRAM RAS# to CAS# Delay: 4
DRAM RAS# Precharge: 4
DRAM RAS# Activate to Precharge: 12
DRAM Write Recovery Time: 6 
DRAM TRFC: 42
DRAM TRRD: 10
Rank Write to Read Delay: 10
Read to Precharge Delay: 10
Write to Precharge Delay: 10
Static Read Control: Disabled

Modify Ratio Support: Enabled
Ratio CMOS Setting: 7x
CIE Support: Disabled 
Max CPUID Value Limit: Disabled 
Vanderpool Technology: Disabled 
CPU TM function: Disabled 
Execute Disable Bit: Disabled
PECI: Disabled