Anonymous

public text v1 · immutable
#104288
·published 2006-07-28 19:59 UTC
  &#9474; &#9484;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9472;&#9488; &#9474;
  &#9474; &#9474;                                                             Subarchitecture Type (PC-compatible)  --->                                                                                 &#9474; &#9474;
  &#9474; &#9474;                                                             Processor family (AMD-Opteron/Athlon64)  --->                                                                              &#9474; &#9474;
  &#9474; &#9474;                                                         < > /dev/cpu/microcode - Intel CPU microcode support                                                                           &#9474; &#9474;
  &#9474; &#9474;                                                         <*> /dev/cpu/*/msr - Model-specific register support                                                                           &#9474; &#9474;
  &#9474; &#9474;                                                         <*> /dev/cpu/*/cpuid - CPU information support                                                                                 &#9474; &#9474;
  &#9474; &#9474;                                                         [*] MTRR (Memory Type Range Register) support                                                                                  &#9474; &#9474;
  &#9474; &#9474;                                                         [ ] Symmetric multi-processing support                                                                                         &#9474; &#9474;
  &#9474; &#9474;                                                             Preemption Model (Voluntary Kernel Preemption (Desktop))  --->                                                             &#9474; &#9474;
  &#9474; &#9474;                                                             Memory model (Flat Memory)  --->                                                                                           &#9474; &#9474;
  &#9474; &#9474;                                                         [*] Provide RTC interrupt                                                                                                      &#9474; &#9474;
  &#9474; &#9474;                                                         [ ] IBM Calgary IOMMU support                                                                                                  &#9474; &#9474;
  &#9474; &#9474;                                                         --- Machine check support                                                                                                      &#9474; &#9474;
  &#9474; &#9474;                                                         [ ]   Intel MCE features                                                                                                       &#9474; &#9474;
  &#9474; &#9474;                                                         [*]   AMD MCE features                                                                                                         &#9474; &#9474;
  &#9474; &#9474;                                                         [ ] kexec system call (EXPERIMENTAL)                                                                                           &#9474; &#9474;
  &#9474; &#9474;                                                         [ ] kernel crash dumps (EXPERIMENTAL)                                                                                          &#9474; &#9474;
  &#9474; &#9474;                                                         [*] Enable seccomp to safely compute untrusted bytecode                                                                        &#9474; &#9474;
  &#9474; &#9474;                                                             Timer frequency (1000 HZ)  --->                                                                                            &#9474; &#9474;
  &#9474; &#9474;                                                         [ ] Function reordering